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Using a combination of nanoimprint lithography, gate-source/drain self-alignment, and gravure and
inkjet printing, we fabricate organic field-effect transistors on flexible plastic substrates with gate-
source and gate-drain electrode overlap capacitances of COL< 1 pF, equivalent to channel-width
normalised capacitances of C*OL¼ 0.15–0.23 pFmm1. We compare photopatterned and nanoim-
print lithography patterned channels of L 3.8 lm and L 800 nm, respectively. The reduction in
L was found on average to result in order of magnitude greater switching frequencies. Gravure
printing the dielectric (versus photo-patterning) was found to yield an order of magnitude lower
overlap capacitance C*OL¼ 0.03 pFmm1, at the expense of greater processing variation. Inkjet
printed p- and n-type polymeric organic semiconductors were used to fabricate organic-field effect
transistors with a peak cutoff frequencies of fS¼ 9.06 0.3MHz at VGS¼ 30V, and transition fre-
quencies of fT¼ 3.36 0.2MHz at VGS¼ 30V. VC 2016 Author(s). All article content, except where
otherwise noted, is licensed under a Creative Commons Attribution 3.0 Unported License.
[http://dx.doi.org/10.1063/1.4939045]
Understanding and characterising the switching fre-
quency of organic field-effect transistors (OFETs) is critical
for furthering the adoption of printed electronics into practi-
cal circuit applications. While high field-effect mobilities are
an important figure-of-merit for assessing the performance
of OFETs, equally important are the dynamic characteristics
of devices. These are a function not only of mobility but also
of intrinsic capacitances.1,2 High capacitances reduce the
maximum switching speed that can be achieved in OFETs,
limiting their application to low-frequency operation such as
display switching (e.g., on the order of 100Hz). High-
frequency radio-frequency identification (HF RFID) is a
clear target market for organic electronics, thanks to the
potential of printed processes to undercut the high cost of
attaching silicon chips to RFID antennas.3 However, the
industry-standard operating frequency of 13.56MHz far
exceeds the switching properties of the majority of reported
devices.4,5 This is in part due to a lack of focus on AC
performance—most devices are not characterised in the AC
domain—and as a result fabrication techniques such as
large-area shadow-masked contacts are used that yield devi-
ces with inherently large overlap capacitances. Hence, it is
highly important and relevant that alternative fabrication
pathways and characterisation techniques are developed that
contribute to this missing narrative. Here, we demonstrate
the advantages of designing and fabricating OFETs from the
ground-up with an explicit focus on switching performance.
In our approach, we focus on combining the best aspects
of multiple fabrication technologies. We have previously
reported on how ultraviolet nanoimprint lithography (UV-
NIL) can be used to pattern sub-micron channel length devi-
ces on plastic substrates.6 Smaller channel lengths reduce the
transit time for carriers and hence increase the switching fre-
quency.7,8 We utilise a self-aligned process, whereby the pat-
terned gate defines the spacing of the source-drain
electrodes.9,10 This minimises the overlap of gate-source and
gate-drain electrodes that ultimately limit the device per-
formance. The bottom-gate bottom-contact OFET architec-
ture used here is summarised in Figure 1, indicating the
relevant overlap and channel length dimensions.
The ultimate target for organic electronics is a roll-to-
roll manufacturing paradigm, yielding low-cost, high
throughput manufacturing of circuits, which cannot be
achieved with existing silicon-based electronics.11 Hence,
we attempt to use roll-to-roll compatible processing wher-
ever possible. Here, we use gravure printing as an alternative
to photolithography to pattern the OFET dielectric layer. We
have previously demonstrated how gravure printing allows
the high-speed patterning of arrays of dielectric pads on plas-
tic substrates over a large area.12,13 In this study, a gravure
printer (Labratester, Norbert Schl€afli Maschinen) was used
to pattern a proprietary dielectric formulation (GSID
938109–1, BASF),14,15 and compared to equivalent photo-
lithographically patterned (MJB3, S€uss) layers.
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Finally, we use inkjet-printing (Dimatix DMP2800,
Fujifilm) to deposit two high-performance organic semicon-
ductors,16 the donor-acceptor copolymers diketopyrrolopyr-
ole-thieno[3,2-b]thiophene (DPPT-TT),17 and poly([N,N0-bis
(2-octyldodecyl)-naphthalene-1,4,5,8-bis(dicarboximide)-2,6-
diyl]-alt-5,50–(2,20-bithiophene)) (P(NDI2OD-T2)).18 The
chemical structures of both are shown in Figure 1. While
both exhibit some ambipolar character, our devices were bi-
ased to favour the predominant p-type (DPPT-TT) and n-
type (P(NDI2OD-T2)) behaviour of these materials. After
printing, the substrates were annealed overnight on a hotplate
at 120 C in a nitrogen glovebox.
Three architecture variants were fabricated in this work:
(1) photolithographically (PL) patterned gates, PL patterned
dielectric; (2) nanoimprint (NIL) patterned gates, PL pat-
terned dielectric; and (3) NIL patterned gates, gravure
printed dielectric. For each architecture, DPPT-TT and
P(NDI2OD-T2) OFETs were inkjet printed on adjacent devi-
ces on the same substrate, to minimise device-device varia-
tion and consistent with the ultimate aim to use these devices
in complementary circuits.
Figure 2 shows micrographs of the fabricated devices.
The self-aligned architecture was verified using focussed
ion-beam scanning electron microscopy (FIB-SEM) (Helios
Nanolab, FEI), whereby a cross-section through the substrate
is milled by irradiation with gallium ions. Note in order to
achieve this, sputtered gold and platinum are deposited onto
the region of interest pre-milling, and these layers are also
visible in the micrograph. Sub-micron NIL patterned channel
lengths of L 0.7–0.8 lm and PL patterned channel lengths
of L 3.8 lm were measured. Optical microscopy was used
to determine channel widths of W¼ 5.46 0.01 lm for PL
and W¼ 5.06 0.01 lm for NIL patterned gates (full details
shown in Table SI in the supplementary material).19 Self-
aligned overlaps of less than XOL 210 nm were measured
across all substrates.
Cross-polarised microscopy of inkjet printed semicon-
ductors revealed no evidence of birefringence, suggesting a
predominantly amorphous layer of DPPT-TT. This is con-
sistent with previous reports,17 where significant crystallinity
was observed after annealing at 320 C—much higher than
the 120 C we use to avoid irreversible deformation of our
plastic substrate. Interestingly, we did observe evidence of
birefringence (and hence possibly preferential crystallinity)
in P(NDI2OD-T2), which was correlated with print direc-
tion. During printing, the inkjet nozzle was rastered from
left-right, top-bottom, as looking at the optical micrographs
in Figure 2. This is consistent with previous reports of the
influence of long range order on charge transport,20 and
semicrystalline face-on p-stacking in P(NDI2OD-T2).21,22
OFETs were biased in the transdiode regime
(VDS¼VGS) and a frequency modulated voltage vGS(f) super-
imposed on the DC gate bias.6 By measuring the decoupled
AC component of the current at both source and drain elec-
trodes (i0S, i
0
D), we determine the admittance of the OFET in
response to an AC signal, as shown in Figure 3. For this, we
FIG. 1. (a) Illustration of self-aligned OFET architecture, indicating gate-
drain overlap XD, gate-source overlap XS and effective channel length L. (b)
Chemical structures of DPPT-TT and P(NDI2OD-T2). (c) Small signal AC
OFET model illustrating gate-drain (CGD) and gate-source (CGS) overlap
capacitances and corresponding current flows.
FIG. 2. (a) FIB-SEM micrograph showing cross-section through device with
NIL patterned gate and photo-patterned dielectric. (b)–(e) Cross-polarised
micrographs of inkjet printed DPPT-TT and P(NDI2OD-T2) on top of devi-
ces with PL patterned gate and PL patterned dielectric, with polarisers ori-
ented at 0 and 90.
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used a network analyser (Agilent 5061B) and a high band-
width transimpedance amplifier (Femto DHCPA-100) with a
gain of 2 103VA–1 (see Figure S2 in the supplementary
material for a schematic of this setup).19 The transconduc-
tance region was fitted between 0.5 kHz< f< 7.3 kHz; the
capacitance limited region was fitted between 3.5MHz< f
< 6.6MHz (details of these regions are discussed below).
Deviations at f< 500Hz and f> 7MHz are artefacts of the
measurement setup.
Figure 3 shows an example of the admittance measure-
ments performed to determine the limit of switching behav-
iour in our OFETs. In order to interpret these plots, we
consider first how the gate-drain (XD) and gate-source (XS)
overlaps effectively form parallel plate capacitors with the
gate dielectric layer. This capacitance is proportional to the
length of the overlap, COL/XOL. Figure 1(c) illustrates the
impact of these capacitors on the small signal AC behaviour
of the OFET. As shown in Figure 1(c) we note that the effec-
tive drain and source currents (i0D, i
0
S, respectively) comprise
both channel and capacitive current contributions. It can be
shown that these additional current pathways yield two oper-
ating regimes in the OFET, as described by Equation 1
(shown for the drain electrode case and where
j¼ (1)0.5).1,6
i0D ¼ iD  iG;D; (1a)
¼ gMvGS  j2pfCGDvGS; (1b)
¼ gMvGS in the limit of small f
j2pfCGDvGS in the limit of large f :

(1c)
For low frequency modulation of the gate bias, the
effective drain current i’D is dictated by the channel trans-
conductance gM. However, at high frequencies, the capaci-
tive current contribution through the gate dielectric
increases, ultimately dominating the output. In this regime,
the gate modulation of the channel transconductance is
dwarfed by parasitic capacitive current flow, and the transis-
tor no longer acts as a current amplifier for the input signal.
Figure 4 summarises the measurements of different archi-
tecture and semiconductor variants. Devices show exceptionally
low overlap capacitances in the rangeCOL< 1.2 pF. This equates
to channel-width normalised overlap capacitances in the range
(0.156 0.01) pFmm1<C*OL< (0.236 0.01) pFmm
1, con-
sistent with previous reports for self-aligned inkjet printed
FIG. 3. Admittance measurements of a P(NDI2OD-T2) OFET with NIL patterned gate, and gravure printed dielectric for a range of operating biases
10V jVGSj  30V, where the device is biased in the transdiode regime (VGS¼VDS). Admittance is measured at the (a) drain and (b) source electrodes. Red
circles (•) indicate the extracted cutoff frequencies, fD and fS, respectively.
FIG. 4. Summary of AC admittance measurements. Extracted (a) capacitan-
ces and (b) transconductances. (c) Calculated cut-off frequencies and (d)
transition frequencies.
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architectures.23 This is achieved irrespective of having a more
complex, interdigitated channel design, demonstrating the bene-
fits of our processing approach.
We note that in the case of gravure printed dielectric
with p-type semiconductor COL< 0.3 pF was measured, but
this was not reflected in the n-type device. In order to deter-
mine whether this low value can be expected, we consider
how theoretically the total capacitance appearing at either
electrode is a combination of both the geometric overlap ca-
pacitance and also a charge-induced channel capacitance
(CGS¼COLþCCH). The latter arises from the accumulation
of charge in the channel while the device is on, forming an
additional capacitance across the dielectric. The overlap
capacitance can be estimated as COLWXOLCi yielding
COL-GRA 0.24 pF for the gravure printed dielectric (and
COL-PL 0.16 pF for PL-patterned dielectric). Similarly, in
the transdiode regime, the channel contribution at the source
can be estimated as CCH-S 2/3WLCi as a result of charge
accumulation at that electrode. Conversely, the channel con-
tribution at the drain is approximately zero, CCH-D 0, as a
result of depletion of the semiconductor in this region.1 In
the case of gravure printed dielectric, and NIL patterned
gate, this yields a channel contribution of CCH-S-NIL 0.8 pF,
and hence total theoretical capacitances of CGD 0.2 pF and
CGS 1.0 pF. These approximations suggest that a measure-
ment of 0.3 pF is reasonable. It is most likely that localised
modulation of the printed dielectric film thickness is respon-
sible for the variation seen.
Interestingly, however, if we consider the remaining
architecture permutations, we would still expect gate-source
and gate-drain capacitances to be different, CGS 6¼CGD.
Considering that devices may not be fully operating in the
transdiode regime (for example, due to high threshold vol-
tages), the channel capacitance may be better modeled
assuming a linear regime contribution CCH 1/2WLCi
appearing at both electrodes.1 This yields estimates of
CGS¼CGD 2.1 pF (PL gate, PL dielectric), 0.6 pF (NIL
gate, PL dielectric), and 1.1 pF (NIL gate, gravure dielec-
tric), which still deviate slightly from the observed values.
We conclude that either the channel contribution is more
complex than the model used here, or that other sources of
variation are present. This is interesting, as we have previ-
ously observed the expected CGS>CGD behaviour in our
self-aligned architecture, but with a much shorter channel
width (W 120 lm), different semiconductor, semiconduc-
tor film thickness and non-interdigitated electrodes.6 This
suggests the overlap and channel contributions may not scale
linearly with W as predicted, or again that other factors are
influencing the capacitance.
Despite slight device-device variation in the extracted
transconductances in Figure 4(b), a clear systematic shift is
observed with the downscaling of the channel length. At
VGS¼ 25V this corresponds to an average order of magni-
tude increase from gPLG 1lS to gNIL 10 lS for both
DPPT-TT and P(NDI2OD-T2) devices, consistent with the
downscaling of channel length. This also concurs with
observed shift in transconductance from the DC characteris-
tics of these devices (see Figure S1 and Tables SII and SIII
in the supplementary material).19
We also observed that the gate-drain and gate-source
capacitances are voltage independent. The voltage-
dependency observed in the NIL gate, gravure printed dielec-
tric devices in Figure 4(a) cannot be deemed significant, as it
becomes increasingly difficult to fit the capacitive regime in
devices approaching 10MHz (as limited by the coaxial prob-
ing used in the measurement setup).
The combination of the measurements in Figures 4(a)
and 4(b) yields the drain and source cutoff frequencies shown
in Figure 4(c). Equations (2) and (3) show the expressions
used, where fD, fS, are the drain and source cutoff frequencies,
respectively, and gD and gS are the transconductance values
recorded during each measurement
fD ¼ gD
2pCGD
; (2)
fS ¼ gS
2pCGS
: (3)
For high cutoff frequencies, a combination of both high
transconductance and low capacitance is desired. Peak perform-
ance was measured in devices with NIL-patterned gate, gravure
printed dielectric and DPPT-TT and P(NDI2OD-T2) semicon-
ductors, with fD¼ 5.56 0.2MHz, and fS¼ 9.06 0.3MHz at
VGS¼ 30V, respectively (we note that the DPPT-TT device
failed under bias during the 30V drain measurement, hence
25V is the highest recorded drain value).
While drain and source cutoff frequencies are useful
indicators of device performance, the transition frequency
(Equation 4) is a more complete and conservative figure of
merit for assessing device performance, taking into account
both CGD and CGS and giving a better indication of the actual
performance achievable in a circuit application
fT ¼ gM
2p CGD þ CGSð Þ : (4)
Figure 4(d) shows the calculated transition frequencies
with a peak value of fT¼ 3.36 0.2MHz at VGS¼ 30V meas-
ured for NIL-patterned gate, gravure printed dielectric and
P(NDI2OD-T2) semiconductor. A summary of these results
is shown in Table I. For transition frequency estimates an av-
erage of gD and gS is used to minimise any uncertainty in the
two drain and source measurements. A comparison between
the directly extracted transconductance compared to esti-
mates derived from DC measurements is shown in Table SIII
in the supplementary material.19 We note that using the
TABLE I. Summary of drain cutoff-, source cutoff-, and transition frequen-
cies for architecture variants. Extracted at VGS¼ 30V unless otherwise
indicated.
Gate Dielectric OSC fD (MHz) fS (MHz) fT (MHz)
PL PL p 0.56 0.1 0.66 0.1 0.36 0.1
PL PL n 0.46 0.1 0.56 0.1 0.26 0.1
NIL PL p 5.66 0.2 2.96 0.1 2.26 0.1
NIL PL n 0.96 0.1 1.26 0.1 0.56 0.1
NIL GRA p 4.66 0.2a 9.06 0.3 2.86 0.2a
NIL GRA n 5.56 0.2 8.06 0.2 3.36 0.2
aVGS¼ 25V.
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value of gM derived from the transfer characteristics in gen-
eral underestimates fT. We attribute this to the relatively low
stability of the un-encapsulated devices, which were stored
for a period of one day between DC and AC testing, as well
as the additional uncertainty introduced by using two inde-
pendent setups measurements to determine fT instead of our
simpler approach.
We have shown the benefits of combining multiple fab-
rication technologies to yield multi-megahertz switching
OFETs, as well as the importance of considering the AC fre-
quency response of devices. The switching speed of our
devices exceeds many state-of-the-art reports for OFETs on
plastic.24,25 Self-alignment yielded very low geometric over-
lap between gate-drain and gate-source electrodes, as con-
firmed via FIB-SEM. This was verified by admittance
measurements, revealing sub-pF capacitances. These gave
exceptionally low channel-width normalised overlap capaci-
tances, despite the fabrication challenge of fabricating large
W/L ratio devices. Gravure printing (versus photo-patterning)
the dielectric yields thinner layers at expense of some
device-device variation, yielding an order of magnitude
reduction in the overlap capacitance. Deviations from the
predicted capacitances at both electrodes suggest that further
refinement of the model of overlap and channel capacitance
contributions may be required for these devices.
Finally, we note that measured capacitances were invari-
ant with channel length, an indicator of reliable self-aligned
processing, and that nanoimprint lithography patterned sub-
micron gates yielded an order of magnitude boost in the
observed channel transconductance, directly resulting in
higher frequency cutoffs for these devices. Even when con-
sidering the more conservative transition frequency, mega-
hertz operating frequencies are obtained.
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